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ABSTRACT
We describe a universal modeling approach for predicting single-
and multicore runtime of steady-state loops on server processors.
To this end we strictly differentiate between application and ma-
chine models: An applicationmodel comprises the loop code, prob-
lem sizes, and other runtime parameters, while a machine model
is an abstraction of all performance-relevant properties of a CPU.
We introduce a generic method for determining machine mod-
els, and present results for relevant server-processor architectures
by Intel, AMD, IBM, and Marvell/Cavium. Considering this wide
range of architectures, the set of features required for adequate
performance modeling is surprisingly small.
To validate our approach, we compare performance predictions
to empirical data for an OpenMP-parallel preconditioned CG algo-
rithm, which includes compute- and memory-bound kernels. Both
single- and multicore analysis shows that the model exhibits aver-
age and maximum relative errors of 5% and 10%. Deviations from
the model and insights gained are discussed in detail.
KEYWORDS
microarchitecture comparison, performance modeling
1 INTRODUCTION
The architectural differences among processor models of different
vendors (and even among models of a single vendor) lead to a
diverse server-processor landscape in the high-performance com-
puting market. On the other hand, several analytic performance
models, such as the Roofline model [10, 23] and the execution-
cache-memory (ECM) model [6, 12], show that many relevant per-
formance features can be described using a few key assumptions
and a small set of numbers such as bandwidths and peak execu-
tion rates. In this work we introduce a structured method of es-
tablishing and describing those assumptions and parameters that
best summarize the features of a multicore server processor. It has
satisfactory predictive power in terms of performance modeling
of (sequences of) steady-state loops but is still simple enough to
be carried out with pen and paper. The overarching goal is to al-
low comparisons among microarchitectures not based on bench-
marks alone, which have narrow limits of generality, but based
on abstract, parameterized performance models that can be used
to attribute performance differences to one or a few parameters
or features. As a consequence, reasoning about code performance
from an architectural point of view becomes rooted in a scientific
process.
Main contributions
We describe an abstract workflow for predicting the runtime and
performance of sequential and parallel steady-state loops (or se-
quences thereof) with regular access patterns on multicore server
CPUs. The core of the method is an abstract formulation of the
ECMmodel, which is currently the only analytic model capable of
giving accurate single- and multicore estimates.
We show that a separation between the machine model, which
contains hardware features alone, and the applicationmodel, which
comprises loop code and execution parameters, is possible with
some minor exceptions.
We describe a formalizedway to establish amachine model for a
processor architecture and present results for Intel Skylake SP and,
for the first time, for AMD Epyc, IBM Power9, and Marvell/Cavi-
um ThunderX2 CPUs. The degree of data-transfer overlap in the
memory hierarchy is identified as a key determinant for the single-
core in-memory performance of data-bound code.
The feasibility of the approach is demonstrated by predicting
runtime and performance of a preconditioned conjugate-gradient
(PCG) solver and comparing estimates to empirical data for all in-
vestigated processors. ECM predictions for the AMD, Cavium, and
IBM CPUs have not been published before.
Outline
This paper is structured as follows. In Section 2we detail our testbed
and methodology. Section 3 describes, in general terms, our model-
ing approach including applicationmodel, machine model, and the
modeling workflow. Section 4 shows how machine models can be
constructed by analyzing data from carefully chosen microbench-
marks and gives results for the four CPU architectures under con-
sideration. In Section 5 we validate the model by giving runtime
and performance predictions for a PCG solver and comparing them
to measurements. Finally, Section 6 puts our work in context of ex-
isting research and Section 7 summarizes and concludes the paper.
2 METHODOLOGY AND TESTBED
In this section we point out some relevant high-level properties,
while details will be discussed later. Note that we generally take
care to run the optimal instruction mix for all benchmark kernels
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Table 1: Key specification of testbed machines.
Microarchitecture Zen (EPYC) Skylake-SP (SKL) Vulcan (TX2) Power9 (PWR9)
Chip Model Epyc 7451 Gold 6148 ThunderX2 CN9980 8335 GTX EP0S
Supported core freqs 1.2–3.2 GHz 1.2–3.7 GHz 2.2–2.5 GHz 2.8–3.8 GHz
De-facto freq. 2.3 GHz 2.2GHz 2.2GHz 3.1GHz
Supported Uncore freqs 2.66GHz 1.2–2.4 GHz 1.1GHz N/A
Cores/Threads 24/48 20/40 32/256 22/88
SIMD extensions AVX2 AVX-512 NEON VSX-3
L1 cache capacity 24×32KiB 20×32KiB 32×32KiB 22×32KiB
L2 cache capacity 24×512KiB 20×1MiB 32×256KiB 11×512KiB
L3 cache capacity 8×8MiB 27.5MiB 32MiB 110MiB
Memory Configuration 8 ch. DDR4-2666 6 ch. DDR4-2666 8 ch. DDR4-2400 8 ch. DDR4-2666
Theor. Mem. Bandwidth 170.6 GB/s 128.0GB/s 153.6 GB/s 170.6GB/s
Compiler Intel icc 19.0 update 2 Intel icc 19.0 update 2 armclang 19.0 xlc 16.1.0
Optimization flags -O3 -xHost -O3 -xCORE-AVX512 -Ofast -mtune=native -O5 -qarch=pwr9
-mavx2 -mfma -qopt-zmm-usage=high -qsimd=auto
(i.e., using the most recent instruction sets available on the hard-
ware at hand, with appropriate unrolling in place to enable opti-
mal instruction-level parallelism). Compiler peculiarities are com-
mented on where necessary. To minimize interference from the op-
erating system, NUMA balancing was disabled. Transparent huge
pages were used by default. The simultaneous multi-threading fea-
ture was ignored throughout. Measurements were carried out on
repeated loop traversals so timer resolution was not an issue. Run-
to-run variations were small (generally below 2%) and will thus
not be reported.
An overview of the investigated processors is provided in Ta-
ble 1. The AMD Epyc 7451 (EPYC) has a hierarchical design com-
prising four ccNUMA nodes per socket and six cores per domain.
L3 cache segments of 8MiB each are shared among the three cores
of a core complex (CCX). The Uncore of the processor (i.e., the
L3 cache, memory interface, and other I/O circuitry) is clocked at
a fixed 2.66GHz. Although the cores support the AVX2 instruc-
tion set, 32-byte (B) wide SIMD instructions are executed in two
chunks of 16 B by only 16-B wide hardware, so that an effective
SIMD width of 16 B applies.
Although the Intel Xeon Skylake Gold 6148 (SKL) has a base core
frequency of 2.4 GHz and a wide range of Turbo settings, we fix the
clock speed to 2.2 GHz in all our experiments in order to avoid the
automatic clock-speed reductionwhen running AVX-512 code [14].
The Uncore frequency is set to its nominal value of 2.4 GHz. These
choices are not a limitation of generality since all procedures de-
scribed in this work can be carried out for any clock-speed setting.
SKL also features a boot-time configuration option of sub-NUMA
clustering (SNC), which splits the 20-core chip into two ccNUMA
nodes, each comprising ten cores (while the full L3 is still available
to all cores). This improves memory-access characteristics and is
thus a recommended operating mode for HPC in our opinion. The
last-level cache (LLC) prefetcher was turned on for the same rea-
son.
The Cavium/Marvell ThunderX2 CN9980 (TX2) implements the
ARMv8.1 ISA with 128-bit NEON SIMD extensions that support
double-precision floating-point arithmetic for a peak performance
of two 16-B wide FMA instructions per cycle and core. The 32-core
chip runs at a fixed 2.2 GHz clock speed, while the L3 cache runs
at half the core speed. The victim L3 cache is organized in 2MiB
slices but shared among all cores of the chip.
The Power9 processor used for our investigations is part of an
IBM 8336 GTX data analytics/AI node. Being an implementation of
the Power ISA v3.0, the core supports VSX-3 (128-bit wide) SIMD
instructions. A 512KiB L2 cache is shared between each pair of
cores. The victimL3 cache is segmented, with eleven slices of 10MiB
each, and each slice can act as a victim cache for others [18].
The likwid suite [5] version 4.3.3 was used in several contexts:
likwid-pin for thread-core affinity, likwid-perfctr for count-
ing hardware performance events, and likwid-bench for low-level
loop benchmarking (with customized kernels for TX2 and PWR9).
Instruction latency and throughput wemeasured using the ibench
tool.1 Where compiled code was required, we used the compiler
versions and flags indicated in Table 1.
3 MODELING APPROACH
Just like the Roofline model, the ECM model is an analytic perfor-
mance model for streaming loop kernels with regular data-access
patterns and a uniform amount of work per loop iteration. Unlike
Roofline, however, ECM favors an analytic approach. As a result,
the model can give single- and multicore estimates with high accu-
racy without relying on a large number of measurements. More-
over, the analytic nature enables the evaluation of different hy-
potheses with respect to a processor’s performance behavior by
investigating which of them lead to a model that best describes
empirical performance, thereby enabling deeper insights thanmea-
surement-based approaches such as Roofline. See Section 6 for a
more thorough comparison of themodels and their predictive pow-
ers.
Two major shortcomings of the ECM model concern its loose
formulation and the resulting lack of portability: In its current
form, the model mixes general first principles and Intel-specific
1https://github.com/hofm/ibench
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microarchitectural behavior into a set of rules that make it diffi-
cult to apply it to other processors. In the following, we untan-
gle the original model: First, several truly general (i.e., microarchi-
tecture-independent) first principles and their rationales are laid
out. Next, application and machine models that address code- and
microarchitecture-specific properties are covered (in addition, we
provide general instructions on how to determine machine models
for new microarchitectures in Section 4). Finally, the workflow of
the new model is demonstrated.
3.1 Model assumptions
Themodel assumes that the single-core runtime is composed of dif-
ferent runtime components. These include the time required to exe-
cute instructions in the core (Tcore) and the runtime contributions
that result from carrying out the necessary data transfers in the
memory hierarchy (e.g., TRegL1 the time to transfer data between
the register file and the L1 cache, TL1L2 for L1-L2 transfers, and so
on). Depending on the architecture, some or all of these compo-
nents may overlap. The single-core runtime estimate is therefore
derived from the runtime components by putting them together
according to the architecture’s overlap capabilities.
If no shared resources are involved, single-core performance is
assumed to scale linearly with the number of active cores for the
multicore estimate. In practice, however, at least one shared re-
source (the memory interface) will be involved. The model takes
conflicts on shared resources into account by modeling contention
and the resulting waiting times in an analytical way. In the follow-
ing, some particularities of modern server processors that simplify
runtime modeling are discussed.
Today’s server processors typically feature superscalar, out-of-
order cores that support speculative execution and implement pipe-
lined execution units. Fig 1a shows the execution of instructions
corresponding to a simple vector sum (C[i]=A[i]+B[i]) for a data
set in the L1 cache on a hypothetical core. The core has a two-cycle
latency for add and load instructions. When the loop begins execu-
tion, each of the two load units can execute a load instruction. Since
there is a two-cycle load latency, inputs for the add instruction will
only be available after two cycles. However, due to speculative exe-
cution, the core can continue to execute two load instructions from
the next loop iterations in each cycle. Once input data is available,
the core can begin executing an add instruction in each cycle. Even-
tually, after another two-cycle latency (that of the add instruction),
the core can begin executing a store instruction in each cycle. Once
this latency-induced wind-up phase of four cycles is complete, in-
struction latency no longer impacts runtime; instead, the runtime
is determined by the throughput of instructions. Although laten-
cies might be higher on real processors, the wind-up phase can be
neglected even for short loops with only hundreds of iterations.
This leads to one of the key assumptions of the ECM model: In
the absence of loop-carried dependencies and data-access delays
from beyond the L1 data cache, the runtime of a single loop itera-
tion can be approximated by the time that is required to retire the
instructions of a loop iteration. With loop-carried dependencies
in place, the inter-iteration critical path is a good estimate of the
runtime. Due to speculative execution, load/store instructions are
decoupled from the arithmetic instructions of a particular loop it-
eration. This leads to the further assumption that the time to retire
arithmetic instructions and the time to retire load/store instruc-
tions can overlap.
The next set of assumptions concerns data transfers in the mem-
ory hierarchy. The relationship between latency and bandwidth
is well understood, so most designs typically provide a sufficient
number of buffers to track outstanding cache-line transfers to al-
low for the saturation of the data-transfer link between adjacent
cache levels. Fig 1b shows such a designwithmore than two buffers
to track outstanding transfers to hide a two-cycle latency. Some-
times, however, the number of buffers is insufficient, leading to
a deterioration of bandwidth. Figure 1c shows a variant with only
two buffers: After two cycles, no more transfer-tracking buffers are
available, which prevents the initiation of new transfers. Only after
a previous transfer completes and the buffer tracking this transfer
is freed can a new transfer request be initiated. As a result, the
data link is idle for one cycle, reducing the attainable bandwidth
in practice to two-thirds of the theoretical value. On some of the
investigated processors this problem can be observed for transfers
between the LLC and main memory. This can be attributed to sig-
nificant latencies caused by the increasingly complex on-chip net-
works required to accommodate the growing number of cores of
modern CPUs.
The model assumes that data links can typically be fully satu-
rated because a sufficient amount of buffers is available and ad-
equate prefetching (be it hardware, software, or both) results in
full utilization of these buffers. As a result, runtime contributions
of data transfers can typically be calculated by dividing data vol-
umes by the theoretical bandwidths of the corresponding links; the
model does, however, include an optional latency penalty to cover
edge cases such as the one shown in Fig 1c. Therefore, the runtime
contribution of data transfers between memory hierarchy levels i
and j is the sum of the actual data transfer time and an optional
latency penalty: Ti j = T
data
i j +T
p
i j .
3.2 Application model
An application model condenses all of the code-related informa-
tion required to give runtime estimates for a particular loop.
It comprises arithmetic and load-store operations carried out
during one loop iteration as well as parameters that influence data
transfers in the memory hierarchy. Most prominently, the latter
includes the data-set size(s), which determine in which level of the
memory hierarchy data resides, yet it may also cover information
about blocking size(s) and the scheduling strategy.
3.3 Machine model
Machine models comprise selected key information about proces-
sors. Despite being limited to few architectural properties, the data
included in machine models is sufficient to give meaningful perfor-
mance estimates. With respect to scope, the contents of machine
models can be separated into two parts: the execution capabilities
of cores, and details about the memory hierarchy. In the following,
each of the two components is discussed in detail.
The part concerning in-core execution capabilities deals with
the cores’ properties that determine the runtime contribution of
Hofmann et al.
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Figure 1: (a) Loop execution on a hypothetical core with load and add latencies of two cycles each. (b) Inter-cache data transfers
for a design with more than two buffers to track outstanding cache-line (CL) transfers. (c) Design with only two buffers.
instruction execution. As discussed in Section 3.1, throughput is a
key determinant for single-core runtime, so throughput limits (in
operations per cycle) of relevant operations are included. To ad-
dress loop-carried dependencies, latencies for the corresponding
instructions must be included. Moreover, the machine model in-
cludes information about potential bottlenecks that limit operation
throughput: Onmost architectures, different functional units share
the same execution port, which implies that operations associated
with units served by the same port cannot cannot begin execution
in the same cycle. Finally, most modern core designs have one or
the other peculiar shortcoming that prevents them from fully uti-
lizing the core’s load/store units.2
The second part of themachine model covers information about
the cache hierarchy. This entails everything needed to calculate
the volume of data transfers for a loop: the number of cache lev-
els, their effective3 sizes, write-through vs. write-back policy, vic-
tim/exclusive vs. inclusive, etc. For example, a victim cache typi-
cally implies additional traffic since it receives both modified and
unmodified cache lines (CLs) from the overlying cache, whereas a
non-victim cache only receives modified CLs. In order to get from
data volumes to runtime contributions of individual data paths, the
machine model also requires data about the available bandwidth
between adjacent caches, and whether transfers take place over a
single bi-directional link or over two uni-directional links. More-
over, if an architecture provides an inadequate number of buffers
to track outstanding transfers, the corresponding latency penalties
must be included. Finally, the second part of the machine model
contains a description of which transfers in the memory hierarchy
can occur simultaneously.4
2Most modern cores feature one store and two load units but only have two address-
generation units (AGUs), which means that in each cycle only two of the three
load/store units can be supplied with memory addresses if complex addressingmodes
(e.g., base plus scaled offset) are used. In addition to the two-AGU shortcoming, the
EYPC’s cores have only two data paths between the register file and the L1 cache.
3For several reasons (imperfect cache replacement strategies, prefetchers preempting
data that could have otherwise been reused, etc.) the effective capacity of a cache is
lower than its nominal size. In practice, the heuristic of halving the theoretical cache
size delivers good estimates for the effective size.
4As will be demonstrated later, we find that in practice, this rarely discussed architec-
tural feature turns out to be much more important for single-core in-memory perfor-
mance than other more prominent features such as SIMD width or cache bandwidths.
3.4 Performance prediction workflow
An overview of the performance-prediction workflow is provided
in Figure 2. As indicated in the figure, the process can be divided
into four steps: First, the runtime contribution of performing op-
erations in the core (with all data coming from L1) is determined.
Next, the runtime contributions of data transfers in the memory
hierarchy are calculated (to this end, data transfer volumes in the
memory hierarchy need to be determined). In a third step, the pre-
viously determined runtime contributions are put together to ar-
rive at a single-core runtime estimate. Finally, based on the single-
core estimate from the previous step, multicore predictions can be
given. In the following, each of the steps is discussed in detail.
3.4.1 Contributions of instruction execution in the core. The fact
that some architectures cannot overlap data transfers between the
register file and the L1 cache on one hand and the L1 and L2 caches
on the other makes it necessary to separate the runtime contribu-
tion of operations into two components: Tcomp, which are cycles
in which only computational operations occur, and TRegL1, which
are cycles in which at least one load or store operation takes place.
To estimate TRegL1, first the numbers of load and store opera-
tions (nld and nst) are determined by counting their occurrences
in the loop body; the numbers are then divided by the respective
throughputs, ωld and ωst, taking additional constraints specified
in the machine model into account (e.g., a limited throughput for
the overall number of load/store operations per cycle,ωld/st, caused
by a limited number of AGUs). The corresponding runtime contri-
bution is the maximum of all components:
TRegL1 = max
(
nld
ωld
,
nst
ωst
,
nld + nst
ωld/st
)
(1)
The number of cycles in which no load/store operations are carried
out is determined in a similar way: Operation counts are found
in the loop body. Each count is then divided by the operation’s
throughput documented in the machine model. As before, addi-
tional constraints have to be considered: For example, execution-
port conflicts (cf. Section 3.3) can be addressed by summing up
the contributions of functional units that share the same execution
port (this is demonstrated in the equation below, where mul and
div units are assumed to be assigned to the same execution port).
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Figure 2: Overview of the performance prediction workflow, including application model, machine model, and runtime con-
tributions.
The fact that cores have an upper limit to the number of instruc-
tions they can retire per cycle can be modeled by dividing the total
number of operations by a corresponding instruction-throughput
limit ωtotal. Finally, loop-carried dependencies are accounted for
by including the contribution of the longest cross-iteration depen-
dency chain,Tdep, when determining the overall runtime by apply-
ing the maximum to all individual contributions:
Tcomp = max
(
nadd
ωadd
,
nmul
ωmul
+
ndiv
ωdiv
, . . . ,
∑
i ni
ωtotal
,Tdep
)
(2)
3.4.2 Contributions of data transfers in the memory hierarchy. Be-
fore the runtime contributions of data transfers can be determined,
the data volumes transferred over the various data paths in the
memory hierarchy need to be established. To this end, the loca-
tion of the data set(s) in the memory hierarchy is derived from
the data-set size(s) specified in the application model. Then, the
load/store operations documented in the application model are re-
visited: For each operation, the corresponding data set is identified,
and the transfers required to get the data from its current loca-
tion in the memory hierarchy to the L1 cache are recorded. Along
with the required transfers, the data volume is determined (e.g.,
four bytes per single- or eight bytes per double-precision floating-
point number). Note that full CL transfers need to be taken into
account even when CLs are only partially read or written (e.g., for
strided but regular access). Moreover, the model will degenerate in
case of truly random access patterns as latency contributions will
dominate in this case [2]. Note that this process requires keeping
track of previous data access to detect possible data reuse. While
this can be done manually for kernels with simple data-access pat-
terns, analysis of complex patterns is best left to cache simulators
(e.g., pycachesim [8]). If necessary, the resulting numbers can be
validated by measuring the actual data volumes using hardware
performance events (e.g., with papi [21] or likwid [5]).
Once the data volumes have been established, the runtime con-
tributionTi j of data transfers between levels i and j of the memory
hierarchy can be calculated:
Tij = max/sum
(
vi→j
bi→j
,
vi←j
bi←j
)
+T
p
i j = T
data
ij +T
p
i j (3)
The process works by first calculating the time the data link(s)
connecting levels i and j are actually busy transferring data. To
calculate this data-link busy time, T datai j , the data volumes v trans-
ferred in each direction are divided by the bandwidth b of the link
over which the data is transferred. The two directional components
Ti→j and Ti←j are then combined according to the information
provided in the machine model. If there is a single bi-directional
link over which transfers in both directions take place, the com-
bined data-link busy time is the sum of both contributions. If there
are two dedicated uni-directional links over which the transfers
can take place, the overall data-link busy time is the maximum of
both contributions. The overall data-transfer time, Ti j , is given by
the sum of the previously determined data-link busy time and (if
applicable) the corresponding latency penalty specified in the ma-
chine model.
3.4.3 Combinationof runtime contributions for single-core estimate.
To arrive at a single-core runtime prediction, the previously de-
termined components are put together according to the overlap
capabilities specified in the machine model. To this end, first, all
non-overlapping components are added up. The result is then in-
cluded in the set of overlapping components, and the total runtime
estimate is the maximum of the resulting set:
T = max
( overlapping︷          ︸︸          ︷
T
...
, · · · ,T
...
,
non-overlapping︷             ︸︸             ︷
T
...
+ · · · +T
...
)
(4)
The following example will clarify the process: When discussing
the model assumptions in Section 3.1, it was established thatTcomp
and TRegL1 overlap on all processors. Let us further assume that
the architecture under consideration has a multi-ported L1 cache,
which enables the cache to simultaneously communicate with the
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register file and the L2 cache. Assuming no overlap of other trans-
fers, the runtime estimate for an in-memory data set on this pro-
cessor would be T = max(Tcomp,TRegL1,TL1L2,TL2L3 +TL3Mem).
The runtime estimateT can be converted into a performance es-
timate P by dividing the amount of workW carried out in one loop
iteration by the runtime estimate for the same, andmultiplying the
result with the core frequency: P = fcore ·W /T .
For our investigations fcore was fixed, so converting from run-
time to performance estimates is trivial. In practice, however, fcore
is often set dynamically on the authority of the operating system,
the processor, or even the user. However, fcore is virtually constant
during the execution of a particular steady-state loop. This is be-
cause the metric used by the underlying mechanism (e.g., DVFS)
to select fcore does not change while the processor is in a steady
state. For a particular kernel, fcore can thus be measured via hard-
ware performance events. For each kernel of a multi-loop applica-
tion, fcore value must be determined individually. See [12] for an
investigation of the model’s ability to deal with different core and
Uncore frequencies.
3.4.4 Multicore predictionbased on single-core estimate. Multicore
estimates require as inputs the single-core runtime estimateT , and
the time thememory interface is busy transferring dataT data
Mem
, which
is the sum of all data-link busy times that involve themainmemory
(e.g., in a memory hierarchy with a victim L3 cache, where mem-
ory sends data to L2 and receives modified CLs from L3, T data
Mem
=
T data
L2Mem
+T data
L3Mem
).
In the absence of shared resources (e.g., if the entire data set
fits into core-private or scalable5 shared caches), single-core per-
formance P is expected to scale linearly with the number of ac-
tive cores n, so the multicore estimate for n active cores is just
P(n) = nP . If shared resources, such as the main memory interface,
are involved, resource conflicts and the resulting waiting times
must be considered. Here we employ a statistical model that is
motivated by first principles: The utilization of the memory bus
u is the probability of another core encountering a busy bus. For a
single core, the utilization is given by the ratio of the time themem-
ory interface is busy transferring data and the overall runtime es-
timate: u(1) = T data
Mem
/T . If multiple cores are active, the utilization
is expressed recursively:
u(n) = min
(
1,
nTMem
max(Tcomp, . . . ,TMem + u(n − 1)(n − 1)p0)︸                 ︷︷                 ︸
Tconf
)
(5)
In the numerator, thememory-bus busy time is multipliedwith the
number of active cores n since multiple cores are using the mem-
ory interface. The denominator is the expanded expression for the
runtime estimate T , where a conflict time has been added to the
data-transfer time involving the memory interface. This conflict
time represents the average time that a core encountering a busy
memory bus has to wait for the bus to become available to it. The
conflict time encountered in a scenario with n active cores is given
by multiplying the probability of a core hitting a busy memory
5Scalable means a parallel efficiency close to one for all relevant degrees of paralleliza-
tion (i.e., up the maximum number of cores sharing the cache).
bus, which corresponds to the memory utilization of the remain-
ing cores, u(n− 1), with the time the other n− 1 cores are using the
interface. This results in Tconf = u(n − 1)(n − 1)p0, with p0 being
an empirical fit parameter.6
For performance estimates, the memory-bus utilization is mul-
tiplied with the performance to be expected with fully saturated
bandwidth: P(n) = u(n)PSat. The memory-saturation performance,
PSat, corresponds to the bandwidth limitation of the Rooflinemodel
and is determined by dividing the amount of work per loop itera-
tion by thememory-bus busy time, and multiplying the result with
the core frequency: PSat =W /TMem · fcore.
4 MACHINE MODEL CONSTRUCTION
4.1 Method to determine machine models
In the ideal case, all of the data required for amachine model would
be available in vendor data sheets. In practice, however, this is
rarely the case because important information is deemed irrele-
vant or, more likely, intellectual property and therefore omitted
from specifications. Moreover, the interaction of different parts of
the processor might lead to situations in which vendor-specified
numbers are not attainable (see, e.g., the discussion on load/store
throughput in Section 3.3). In the following, a method is presented
that allows to establish machine models in cases where relevant
information is missing, or the documented specifications turn out
to be impractical for some reason.
4.1.1 Instruction throughput and latency. At fixed core clock speed
fcore, the time t it takes the core to execute a large number n of in-
dependent7 instructions of type i is measured. The throughput of
the instruction is then τi = n/(t fcore). Since we will usually use a
work unit of one (high-level) loop iteration in the modeling proce-
dure, the instruction throughput is multiplied by the appropriate
SIMD widthwsimd to get the operation throughput
ωi = wsimd × τi = wsimd × n/(t fcore) . (6)
To measure latency, an artificial data-dependency chain is intro-
duced by making each instruction use the output of the previous
instruction as its input. This forces each new instructions to be
held at a reservation station until the previous instruction has com-
pleted. The holding time corresponds to the instruction’s latency.
While implementing these two strategies sounds simple in the-
ory, deriving a suitable instruction mix from a high-level language
implementation can be difficult in practice because compiler opti-
mizations get in the way. We solve this problem by side-stepping
the compiler and hand-crafting the necessary code in assembly
language. To automate the process, the ibench tool was devel-
oped,which comprises ameasurement framework and a number of
assembly-code files for the most widespread instructions of AMD,
IBM, ARM, and Intel processors.
4.1.2 Topology and data flow in the memory hierarchy. Informa-
tion about the topology of the memory hierarchy, such as the num-
ber of caches, their sizes and properties (write-back vs. -through,
6Although p0 can also be modeled analytically employing the data used to derive
TMem , we find that the level of detail required to reliably estimate the parameter out-
weighs the benefits of using an analytical approach.
7Independent means that there are no data dependencies between the different in-
stances of the instruction.
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victim vs. non-victim) are often well documented in vendor data
sheets. Even if this is not the case, the data is easy to obtain, for
most processors provide access to it over a well-defined interface.
In case of x86, for instance, the cpuid instruction can be used to
extract detailed information about the memory hierarchy, includ-
ing the capacity, associativity, number of sets, inclusiveness, cache-
line size, and more for each level in the hierarchy. Other processors
offer similar mechanisms, and the Linux sysfs file system provides
an architecture-independent interface to obtain the necessary data.
Information about data flow (i.e., the path data takes from a par-
ticular level in the memory hierarchy to reach a core’s L1 cache)
can be derived from the topology information. In most cases, only
stores require special attention to determine whether store-misses
trigger a write-allocate for the missed CL or if some optimization
(as the one implemented in Marvell’s ThunderX2) detects whether
a full CL is written to avoid the write-allocate. Such details can be
derived with the help of hardware performance events, which can
be used to record the data volumes exchanged between different
levels of the memory hierarchy.
4.1.3 Bandwidth, latency, and overlap in the memory hierarchy. In
most cases, only the bandwidths of selected caches are documented
by vendors. Cache bandwidths can be determined by selecting a set
of reasonable bandwidth candidates (e.g., 16, 32, and 64 B/cy), and
examining which of the corresponding estimates best agrees with
empirical data. To the best of our knowledge, no vendor publishes
data on the overlap properties of their processors’ memory hierar-
chies, so this data needs to be determined in a similar way.
The process of comparing estimates to empirical data is itera-
tive: Once the bandwidth and overlap properties for a particular
memory level have been established, the numbers can be used as
input for different bandwidth and overlap assumptions in the next
memory level. In the following the process is demonstrated on the
SKL processor for the well-known stream triad [15].
On the SKL processor, one loop iteration of the stream triad
(A[i]=B[i]+s*C[i]) comprises two loads (one from each of the in-
put arrays B and C), one fused multiply-add (FMA) (to calculate the
result), and one store (to write the result to the output array A). Us-
ing ibench, the following operation throughputs were established:
ωfma = 16/cy, ωld = 16/cy, ωst = 8/cy, and ωld/st = 16/cy. Ac-
cording to equations (1), (2), and (4), for a data set in the L1 cache
this leads to a single-iteration runtime estimate of
TL1 = max
( Tcomp︷       ︸︸       ︷
1 fma/it
16 fma/cy
,
TRegL1︷                                    ︸︸                                    ︷
2 ld/it
16 ld/cy
,
1 st/it
8 st/cy
,
3 ld/st/it
16 ld/st/cy
)
≈ 0.19 cy/it .
In Figure 3a we compare this prediction to measurements. Note
that the estimate corresponds to the lower limit of runtime, which
is actually attained by the running code if the loop is long enough.
If the data set resides in the L2 cache, a total of 32 B are trans-
ferred between the L1 and L2 caches per iteration: 8 B for each
of the double-precision floating-point numbers from the input ar-
rays B and C, 8 B for the write-allocate to A, and 8 B for evicting
the updated element of A to the L2 cache. Bandwidth assumptions
of 16, 32, and 64 B/cy yield estimates for TL1L2 of two, one, and
one-half cycle, respectively. Figure 3b compares the estimates to
empirical data. The assumptions of no overlap and a bandwidth
of 64 B/cy match the measurements strikingly well; incidentally,
the L1-L2 cache bandwidth as advertised by Intel is also 64 B/cy.
With L1-L2 cache bandwidth and overlap properties established,
we can move on to the L3 cache. The data exchanged between the
L2 and L3 caches is 48 B because each of the three eight-byte reads
from L3 (two from the input arrays B and C, one write-allocate
from the target array A) triggers the eviction of data replaced in
the L2 cache to the victim L3. L2-L3 bandwidth assumptions of
16, 32, and 64B/cy yield estimates for TL2L3 of 3, 1.5, and 0.75 cy,
respectively. Figure 3c compares estimates derived from the dif-
ferent bandwidth and overlap assumptions to empirical data for
a data set in the L3 cache. In this case we find that that assump-
tions of no overlap and a bandwidth of 32 B/cy agree very well with
the measurement. Finally, for in-memory data sets, only different
overlap assumptions must be made, since the sustained memory
bandwidth is determined by measurement (55GB/s for one SNC
domain, which for fcore=2.2GHz is 25 B/cy). Figure 3d compares
the resulting estimates to empirical data (black line) and we find
that in memory, too, no overlap of data transfers occurs.
In addition to runtime measurements obtained with SNC mode
and the LLC prefetcher (PF) enabled, Figure 3d also shows data
where these features were disabled. This is to demonstrate that
in some settings, bandwidth and overlap are not sufficient to de-
scribe the empirical behavior in a satisfying manner. Then, a la-
tency penaltymust be added to data transfer times (see Section 3.1).
4.2 Results for investigated processors
Table 2 shows the machine models that result from applying the
previously introduced method to the processors from the testbed.
The upper part of the table lists relevant operation throughput
(ω) and instruction latency (λ) values. The center part lists band-
widths and latency penalties (if applicable) in the memory hier-
archy. Note that in cases where two numbers are provided (e.g.,
64+16B/cy for PWR9’s L1-L2 bandwidth), two uni-directional data
paths exist between the caches. In such instances, the first number
corresponds to the bandwidth of sending data from the underly-
ing to the overlying cache, and second number to the bandwidth
in the opposite direction. Note that listed memory bandwidth cor-
responds to that of a single NUMA node (SNC node on SKL, Zep-
pelin on EPYC, full-chip on TX2 and PWR9). Memory bandwidths
are specified as ranges, since different data-access patterns exhibit
slightly varying sustained memory bandwidths. The last part of
the table contains overlap capabilities and additional information
on cache types.
5 CASE STUDY: PCG
We use a matrix-free PCG solver to demonstrate the viability of
our approach in real-world scenarios. The solver is preconditioned
using the well-known symmetric Gauss-Seidel iteration and relies
on the second-order finite-difference method for discretization.We
use it to solve the steady-state heat equation in 2D. The sparse
matrix entries are not stored explicitly but hard-coded into a 2D
five-point stencil representation. Hence, the solver is similar to the
well-known HPCG but shows a more interesting phenomenology:
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Figure 3: Comparison of model estimates to empirical data for the stream triad on SKL for data sets in (a) L1, (b) L2, and (c)
L3 caches, and (d) main memory.
Table 2: Machine models determined for the investigated processors.
Microarchitecture Skylake-SP (SKL) Zen (EPYC) Vulcan (TX2) Power9 (PWR9)
ωadd, ωmul, ωfma [/cy] 16, 16, 16 4, 4, 4 4, 4, 4 4, 4, 4
ωld, ωst , ωld/st [/cy] 16, 8, 16 4, 2, 4 4, 2, 4 4, 4, 4
λadd, λmul, λfma 4, 4, 4 3 ,4 ,5 6, 6, 6 6, 6, 6
bL1↔L2 64 B/cy 32+32B/cy 64 B/cy 64+16 B/cy
bL2↔L3 32 B/cy 32 B/cy 32 B/cy 32 B/cy
b∗↔Mem 25–28B/cy 13-16B/cy 47-56 B/cy 41-45 B/cy
Data-transfer penalties — — — T
p
Mem
= 0.04 cy/B
Non-overlapping transfers all L2-L3, L2-Mem, L3-Mem all, if Mem involved L2-Mem,L3-Mem
Write-through/victim caches Victim L3 Victim L3 Victim L3 Write-through L1, Victim L3
As opposed to HPCG, where all loops are limited by data transfers
due to explicit matrix storage, our preconditioner is bound by in-
core pipeline hazards. All computations and data storage are in
double precision.
Algorithm 1 shows the entire PCG method. It is composed of a
matrix-free sparse-matrix-vector multiplication (SpMVM) which
we refer to as stencil, a symmetric Gauss-Seidel pre-conditioner
(gs), and three BLAS-1 routines: dot product, vector norm, and
daxpby. The code is implemented in C++ and parallelized with
OpenMP. The Gauss-Seidel kernels, which have loop-carried de-
pendencies, are parallelized using a well-known wavefront tech-
nique that preserves the numerical behavior of the serial code [7].
The preconditioner can be vectorized by, e.g., coloring methods,
but this would alter the convergence and render the loops data
bound, which is not the scenario we want do showcase (see above).
5.1 Application models
The total problem size (ni ×n j ) was chosen to be ni = 25000 (inner,
leading dimension) and n j = 2000 (outer dimension), so that all
arrays reside inmain memory. In the following, applicationmodels
for all of the PCG components are presented.
Algorithm 1 PCG algorithm: Solve for x : Ax = b
1: r = b −Ax
2: rnorm = 〈r , r 〉
3: p = z = Pr
4: α0 = 〈r ,z〉
5: i = 0
6: while (i < niter) && (rnorm > ε
2) do
7: v = Ap -> stencil operation (SpMVM)
8: λ =
α0
〈v,p 〉
-> dot
9: x = x + λp -> daxpby
10: r = r − λv -> daxpby
11: rnorm = 〈r , r 〉 -> norm
12: z = Pr -> gs preconditioner
13: α1 = 〈r ,z〉 -> dot
14: p = z + α1α0
p -> daxpby
15: α0 = α1
16: i = i + 1
Features important for the considered example include the num-
ber of loads and stores, floating-point operations, and loop struc-
tures. For simple streaming loops, all of these details can be derived
from high-level code. The daxpby kernel (y[i]=a*x[i]+b*y[i])
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Algorithm 2 High-level representation of stencil
1: for j = 1 : n j − 1 do
2: for i = 1 : ni − 1 do
3: vj,i = wcpj,i +wy (pj−1,i +pj+1,i )+wx (pj,i−1+pj,i+1)
Algorithm 3 High-level representation of gs forward sweep
1: for j = 1 : n j − 1 do
2: for i = 1 : ni − 1 do
3: z j,i = wc (r j,i +wyz j−1,i +wxz j,i−1)
entails two loads, one FMA, one multiplication, and one store. The
dot product (d+=x[i]*y[i]) and norm (n+=x[i]*x[i]) have two
and one load(s), respectively, along with an FMA. These kernels
can be fully and effectively vectorized by all compilers.
For kernels with cache reuse such as stencil and gs, reuse-
distance analysis (best done using the layer condition [3]), blocking
factors, parallelization strategies, and scheduling techniques have
to be taken into account. The stencil kernel is shown in Algo-
rithm 2, withw∗ representing different weights obtained from the
matrix A. The kernel requires two FMAs, two additions, one mul-
tiplication, one store, and five load operations. SIMD vectorization
is straightforward, but in contrast to the BLAS kernels, different
loads can hit different memory hierarchy levels depending on the
reuse distance. For the considered inner dimension of ni = 25000
and outer (j) loop parallelization employed in our code, the layer
condition would require 4ni elements per thread to fit in a cache.
The lowest (i.e., outermost) cache that satisfies this criterion will
only have a miss for one of the four elements on the right-hand
side, while the cache levels above it will have three. Storing to v
implies a write-allocate through the whole memory hierarchy on
all processors, and, at some point, the writing back of the newly-
computed data to memory.
The gs kernel is a symmetric operator comprising a forward
and a backward sweep. The forward sweep (gsf) is shown in Algo-
rithm 3, and requires two FMAs, one multiplication, one store, and
three load operations. The kernel is similar to stencil, but it reads
from z j,i−1 andwrites to z j,i , causing a loop-carried dependency. A
wavefront technique can be used to parallelize the kernel [7], and
the corresponding layer-condition criterion requires 3ni elements
to fit in a cache. The outermost cache that satisfies this condition
will have only two load misses on the right-hand side, while the
others would have three. The gs backward sweep (not shown here
for brevity) is similar, but loops are traversed in reverse direction
and wcr j,i in gsf is replaced with z j,i . The analysis of the kernel
follows the same approach, but there is one less load miss.
Both gs loopshave loop-carried dependencies, preventing SIMD
vectorization. As a result, a critical path analysis is required. In gsf
the element z j,i written in a particular iteration is read in the next
as z j,i−1. The actual delay caused by this dependency can vary de-
pending on the code generated by the compiler. Figure 4 shows
the result when using the Intel compiler and the critical path of
the generated instruction mix includes one FMA and one multipli-
cation. The ARM clang compiler produces code that does not keep
z j,i in a register across loop iterations, leading to an extra delay
LOAD r j,i
wy
LOAD z j−1,i
FMA
FMA
wx
z j,i−1
MUL
wc
STORE z j,i
Figure 4: Dependency chain of the gs forward kernel when
using the Intel compiler. Critical path shown in red.
caused by storing and loading the element. Due to its particular
unrolling strategy, IBM’s xlc compiler generates a combination of
the two previous variants.
5.2 Runtime predictions
In the following, the proposed model is validated by comparing
the model estimates to empirical performance for the daxpby and
gsf kernels, as well as the full PCG algorithm. Note that estimates
correspond to the runtime of a single high-level loop iteration.
5.2.1 Single-core. On the SKL processor, retiring the daxpby ker-
nel’s multiplication and FMA operations takes Tcomp ≈ 0.0625 cy.
The one store and two load operations take TRegL1 ≈ 0.1875 cy.
Per-iteration data-transfer volumes are 24 B between the L1 and L2
caches (one load each from x and y, one write to y), 32 B between
the L2 and L3 caches (one load each from x and y, and two corre-
sponding evicts since the L3 is a victim cache), and 24 B between
L3 and main memory (see L1-L2 transfers). Using the bandwidths
documented in the machine model, this results in contributions
of TL1L2 = 0.375 cy, and TL2L3 = 1 cy. For the measured memory
bandwidth of 60GB/s, which for fcore = 2.2GHz corresponds to a
bandwidth of 27.3 B/cy, TL3Mem is 0.88 cy. Since all data transfers
are non-overlapping, the runtime estimates are TL1 = 0.1875 cy,
TL2 = 0.5625 cy, TL3 = 1.5625 cy, and TMem = 2.4425 cy.
Intermediate and final single-core estimates for daxpy on SKL,
and all other processors, are given in Table 3. Cases where data
volumes change in the victim L3 cache (depending on whether
the input data resides in the L3 or main memory) are indicated
by listing two numbers in the table, the former corresponding to
the data-transfer time estimate for data in the L3, the latter for data
in memory.
These single-core estimates are compared to empirical data in
Figure 5. The data indicates that the model manages to describe
empirical performance on all investigated processors with high ac-
curacy.
5.2.2 Multicore. The daxpby and gsf kernels were selected to in-
vestigate the model’s capability to accurately describe multicore
performance. Being a data-bound streaming kernel, daxpby proves
particularly suitable to investigate the memory subsystem of the
investigated processors and their scaling behavior.gsf, on the other
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Figure 5: Comparison of model estimates to empirical data for daxpy on (a) SKL, (b) EPYC, (c) TX2, and (d) PWR9.
hand, is core bound for all architectures when executed on a sin-
gle core. However, when increasing the number of cores, NUMA
properties turn out to have a significant impact on performance.
Figure 6 shows the multicore scaling of daxpby on all architec-
tures up to a full socket using “close” thread affinity (i.e., filling
cores consecutively through ccNUMA domains). For SKL we ob-
serve the typical saturation behavior (at ≈ 2.2 GIT/s = 53GB/s) of
bandwidth-bound codewithin a single SNC domain. Using the sec-
ond SNC domain doubles the bandwidth and hence performance
by a factor of two as predicted by the model. The scaling behavior
of EPYC exposes its main hardware features: Within a single CCX
(three cores) the shared L3 bandwidth does not scale across the
cores and hits a maximum of 32 B/cy. The best bandwidth attained
on a single CCX is 30GB/s compared to 33GB/s for the entire cc-
NUMA domain (a “Zeppelin” die); we speculate that this is a faint
echo of non-scalable L3 cache. Scaling across the Zeppelin dies is
linear as expected. On the TX2, we initially observed a significant
deviation: The compiler-generated code (blue line) fell short of the
model by as much as 40% for a single core and 10% after satura-
tion. The prompted investigation revealed that ARM’s compiler did
not generate prefetch instructions, which prove imperative for best
Table 3: Single-core estimates for daxpy on all investigated
processors.
CPU SKL EPYC TX2 PWR9
Tcomp [cy/it] 0.0625 0.25 0.25 0.25
TRegL1[cy/it] 0.1875 0.75 0.75 0.75
TL1L2 [cy/it] 0.375 0.5 0.375 0.5
TL2L3 [cy/it] 1 0.75 | 0.25 1 | 0.5 1 | 0.5
TL2Mem[cy/it] — 1.23 0.29 0.36
TL3Mem[cy/it] 0.88 0.62 0.14 0.18
TL1 [cy/it] 0.1875 0.75 0.75 1.25
TL2 [cy/it] 0.5625 0.75 1.125 1.25
TL3 [cy/it] 1.5625 0.75 1.125 1.25
TMem [cy/it] 2.4425 2.1 2.06 2.1
performance of data-bound loops. Manually adding prefetching in-
structions to the compiler-generated code brought model and mea-
surement together (black line). This demonstrates how the model
can be used to identify bottlenecks or other shortcomings that limit
performance (in this case, the compiler). Note that the optimization
is not part of our PCG code; we use the compiler versions for all
further comparisons. On PWR9, the scaling within a core pair is
similar to that observed within a CCX of EPYC. This is due to the
shared and non-scalable L2 and L3 cache segments per core. The
multicore model accommodates this behavior by keeping the L2
and L3 data-transfer rates constant for the two cores sharing the
resources. Scaling across core pairs (i.e., running with 2, 4, 6, etc.
cores) is only limited by bandwidth saturation as can be observed
by the measurements and respective model prediction.
The gsf kernel is latency bound due to the loop-carried depen-
dency discussed in Section 5.1. There are two peculiarities that
make predictions of the parallel gsf kernel challenging: First, the
wavefront parallelization requires a barrier synchronization after
each inner loop traversal. For the chosen problem size, the corre-
sponding OpenMP-barrier was found to cause non-negligible over-
head. We addressed this by benchmarking the OpenMP barrier for
all relevant compiler-hardware combinations and included the bar-
rier time as additional overhead. Secondly, although parallel first-
touch page placement works fine for all other loops, the parallel-
wavefront algorithm accesses data in parallel across the inner di-
mension. Since data placement is done with static OpenMP sched-
uling across the outer dimension, this leads to all threads accessing
the same ccNUMA domain most of the time during the gs sweeps.
It turns out that this effect can be incorporated into the model as
well. To this end, the sustained memory bandwidth is measured
across all ccNUMA domains with data residing in only one domain.
This data can then be used as a bandwidth limit when using multi-
ple ccNUMA domains on SKL and EPYC. Figure 7a compares per-
formance estimtes to measurements for gsf across the cores of a
socket on all architectures. The deviation from the model is gen-
erally smaller than 10% when using multiple NUMA domains, and
below 5% when looking at a single ccNUMA domain. The results
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indicate that the model with enhancements described above (bar-
rier overhead, ccNUMA contention) delivers a goodqualitative and
quantitative description of the performance behavior.
5.2.3 Composition. With estimates for individual kernels in place
we can now present multicore-scaling data for the full PCG algo-
rithm. Composing the model from single-loop predictions is sim-
ple due to the time-based formulation of the ECM model [19]. In
case of PCG we have three invocations of daxpby, two of dot,
one gs forward- and backward-sweep each, as well as one of sten-
cil. Figure 7b shows the comparison of the model with measure-
ments for all four architectures. Again, the general model error is
below 10%, and less than 5% when looking at single ccNUMA do-
mains. The slightly larger deviation beyond 12 cores on TX2 can
be attributed to the fact that we use compiler-generated code in-
stead of hand-crafted assembly for the CG solver on this machine.
The lack of prefetching causes a 10-15% performance breakdown
of data-bound loops beyond the saturation point (see Figure 6c),
which we ignore in the model. On EPYC and SKL we observe very
low performance forOpenMP reductions across ccNUMAdomains
(much larger than the considered OpenMP barrier) with the Intel
compiler, causing the slight deviation beyond one domain.
6 RELATED WORK
There are two capable analytic (in the sense of “first principles”)
performancemodels for steady-state loop code onmulticore CPUs:
the Roofline model [10, 23] and the ECM model [6, 12, 20]. Both
have been subject to intense study, refinements, and validation,
and their areas of applicability are well understood.However, while
there is ample data available for Roofline on a wide variety of ar-
chitectures [13, 16], one drawback of previous applications of the
ECM model [2, 4, 11, 19, 20, 22, 24] is that they were mostly re-
stricted to Intel processors. We provide the first thorough cross-
architecture study of the model.
The Rooflinemodel has the attractive property that it can be eas-
ily separated into a machine part (memory and cache bandwidths,
peak performance) and an application part (computational inten-
sity). There is no previous work that has done the same with the
ECMmodel. A comparison between Roofline and ECM for several
stencil algorithms can be found in [20]. A drawback of the Roofline
model is that it requires a large amount of phenomenological input
such as measured bandwidths for all core counts and all memory
hierarchy levels [13], while the ECM model only needs the satu-
rated memory bandwidth and the machine model (i.e., overlap as-
sumptions).
Advanced curve-fitting and machine-learning techniques com-
bined with hardware performancemonitoring data have been used
in the past to model the performance of code [1, 17]. Although
these approaches are useful in practical settings, e.g., for predict-
ing program runtimes with a goal of optimized resource schedul-
ing, the deepest insights are gained through first-principlesmodels
such as Roofline or ECM.
7 CONCLUSION
We have shown that it is possible to set up a well-defined work-
flow for modeling the serial and parallel runtime of steady-state
(sequences of) loopswith regular data access patterns using the an-
alytic ECM performance model. One can, with minor exceptions,
cleanly separate machine properties from application properties.
Four multicore server processors were investigated, and we could
demonstrate that despite their obvious differences the main prop-
erties needed to set up a useful machine model can be summa-
rized in a few parameters. The performance, including scalability
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across cores and ccNUMAdomains, of an OpenMP-parallel precon-
ditioned CG solver with wavefront-parallel Gauss-Seidel sweeps
could be described with a modeling error of 5% or less in most
cases.
We found the overlapping property of transfers across data paths
in the cache hierarchy to be the pivotal architectural feature gov-
erning single-core performance for data-bound loops. A design
with very strong in-core performance (e.g., via wide SIMD execu-
tion) but a non-overlapping memory hierarchy may well be infe-
rior to a weak core with strong overlap, as our comparison of Sky-
lake SP and AMD Epyc shows. The architecture with the lowest in-
core computational performance, Power9, came out first in serial
and parallelmemory-bound performance. The CaviumThunderX2
processor can compensate its rather low in-core performance with
good memory bandwidth and a large core count.
All modeling procedures carried out in this paper were done by
hand. Some components, e.g., the construction of a runtime predic-
tion from code and a (given) machine model, can be supported by
tools [9]; others, such as the derivation of overlapping properties,
would be very hard to automate. However, the purpose of perfor-
mance modeling is not just prediction but also insight, and manual
analysis sharpens the view on the relevant details.
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